

```

1 This file contains the logic necessary for a GAL22V10 to perform bank
2 selection and Write Enable (\WE) for the eight 4464 (64Kx4) dynamic memory
3 chips on the Micro Innovations 64/256K memory board. It latches data
4 lines D0 and D1 and then decodes them into 1 of 4 outputs B0 through B3
5 to select the appropriate 64K memory bank. Each of the bank select
6 lines (B0-B3) also enables the Write Enable (\WE) line for the selected
7 bank.
8
9 GAL22V10 1: CLK, 4: D0, 5: D1, 8: RW, 14: WE0, 15: WE1,
10 16: B0, 17: B1, 18: B2, 19: B3, 20: WE2, 21: WE3,
11 22: D0L, 23: D1L
12
13 Low: B[0..3], WE[0..3], RW
14
15 D0L = CLK \ D0
16 D1L = CLK \ D1
17 B0 = D1L' & D0L'
18 B1 = D1L' & D0L
19 B2 = D1L & D0L'
20 B3 = D1L & D0L
21 WE0 = B0 & RW
22 WE1 = B1 & RW
23 WE2 = B2 & RW
24 WE3 = B3 & RW
25 Signature: "256Krev1"

```

RESOLVED EXPRESSIONS (Reduction 2)

Signal name	Row	Terms
D0L	11	D0
D1L	2	D1
B0	99	D0L' D1L'
B1	84	D0L D1L'
B2	67	D0L' D1L
B3	50	D0L D1L
WE0	123	RW B0
WE1	112	RW B1
WE2	35	RW B2
WE3	22	RW B3

SIGNAL ASSIGNMENT

Pin	Signal name	Column	Rows			Activity
			-----	-----	-----	
			Begin	Avail	Used	
1.	CLK	0	-	-	-	High (Clock)

256KV10. LST

♀